Automatically assigned DDC number: 621381548
Manually assigned DDC number: 621381548
Number of references: 4
Title: An Algorithmic Approach To Optimizing Fault Coverage For BIST Logic Synthesis
Author:
Author:
Subject: Srinivas Devadas,Kurt Keutzer An Algorithmic Approach To Optimizing Fault Coverage For BIST Logic Synthesis
Description: Most approaches to the synthesis of built-in self test (BIST) circuitry use a manual choose-and-evaluate approach, where a particular BIST generator is chosenandthen evaluatedby faultsimulating the design with the vectors that the chosengenerator generates. We develop an algorithmic synthesis-during-test approach in this paper, wherein the tasks of synthesizing the BIST logic and directed test pattern generation (DTPG) are intertwined to maximize the resulting fault coverage. Our approach is applicable to a variety of BIST strategies including those that use linear- and nonlinear-feedback shift registers. We show how our method can be used to synthesize LFSR polynomials, LFSR seeds, LFSR weights, nonlinear feedback, or bit-fixing logic. Experimental data is presented. I. INTRODUCTION Built-in Self Test (BIST) has been of interest for some time because it provides in-field testing at request and simplifies fault diagnosis. Recently, with the cost of high-speed VLSI testers increasing wi...
Contributor: The Pennsylvania State University CiteSeer Archives
Publisher: unknown
Date: 1998-07-02
Pubyear: 1998
Format: ps
Identifier: http://citeseer.ist.psu.edu/147238.html
Source: http://caa.lcs.mit.edu/~devadas/pubs/bist.ps
Language: en
Relation:
Relation:
Relation:
Relation:
Rights: unrestricted
<?xml version="1.0" encoding="UTF-8"?>
<references_metadata>
<rec ID="/311874.html" Type="article" CiteSeer_Book="ieeetc" CiteSeer_Volume="C35" Title="Graph-Based Algorithms for {B}oolean Function Manipulation," />
<rec ID="/109380.html" Type="inproceedings" CiteSeer_Book="" CiteSeer_Volume="" Title="Pattern Generation for a Deterministic {BIST} Scheme,">
<identifier Org="ISBN:0123705975" Paper_ID="/109380.html" Extracted="0123705975" DDC="621.39/5" Normalized_DDC="621395" Normalized_Weight="0.125" />
<identifier Org="ISBN:012373973X" Paper_ID="/109380.html" Extracted="012373973X" DDC="621.39/5" Normalized_DDC="621395" Normalized_Weight="0.125" />
<identifier Org="ISBN:0769506135" Paper_ID="/109380.html" Extracted="0769506135" />
<identifier Org="ISBN:0769506461" Paper_ID="/109380.html" Extracted="0769506461" DDC="621.3815" Normalized_DDC="6213815" Normalized_Weight="0.125" />
<identifier Org="ISBN:0769507190" Paper_ID="/109380.html" Extracted="0769507190" />
<identifier Org="ISBN:0769508871" Paper_ID="/109380.html" Extracted="0769508871" />
<identifier Org="ISBN:0769524818" Paper_ID="/109380.html" Extracted="0769524818" />
<identifier Org="ISBN:0780390385" Paper_ID="/109380.html" Extracted="0780390385" DDC="621.3815/48" Normalized_DDC="621381548" Normalized_Weight="0.125" />
<identifier Org="ISBN:0818672137" Paper_ID="/109380.html" Extracted="0818672137" DDC="620.00425" Normalized_DDC="62000425" Normalized_Weight="0.125" />
<identifier Org="ISBN:0818672153" Paper_ID="/109380.html" Extracted="0818672153" DDC="620.00425" Normalized_DDC="62000425" Normalized_Weight="0.125" />
<identifier Org="ISBN:0818675977" Paper_ID="/109380.html" Extracted="0818675977" />
<identifier Org="ISBN:0818682795" Paper_ID="/109380.html" Extracted="0818682795" />
<identifier Org="ISBN:3540000127" Paper_ID="/109380.html" Extracted="3540000127" DDC="004.2" Normalized_DDC="0042" Normalized_Weight="0.125" />
<identifier Org="ISBN:3540428631" Paper_ID="/109380.html" Extracted="3540428631" DDC="005.1/1" Normalized_DDC="00511" Normalized_Weight="0.125" />
</rec>
<rec ID="/155584.html" Type="inproceedings" CiteSeer_Book="Design Automation Conference" CiteSeer_Volume="" Title="Solving Covering Problems Using {LPR}-Based Lower Bounds,">
<identifier Org="ISBN:0769524885" Paper_ID="/155584.html" Extracted="0769524885" />
<identifier Org="ISBN:0780340930" Paper_ID="/155584.html" Extracted="0780340930" DDC="621.382/15" Normalized_DDC="62138215" Normalized_Weight="0.2" />
<identifier Org="ISBN:0780351762" Paper_ID="/155584.html" Extracted="0780351762" />
<identifier Org="ISBN:0792376064" Paper_ID="/155584.html" Extracted="0792376064" DDC="621.39/5" Normalized_DDC="621395" Normalized_Weight="0.2" />
<identifier Org="ISBN:0818682000" Paper_ID="/155584.html" Extracted="0818682000" />
<identifier Org="ISBN:0818682019" Paper_ID="/155584.html" Extracted="0818682019" />
<identifier Org="ISBN:1586030132" Paper_ID="/155584.html" Extracted="1586030132" DDC="006.3" Normalized_DDC="0063" Normalized_Weight="0.2" />
<identifier Org="ISBN:3540262768" Paper_ID="/155584.html" Extracted="3540262768" DDC="511.3" Normalized_DDC="5113" Normalized_Weight="0.2" />
<identifier Org="ISBN:3540309357" Paper_ID="/155584.html" Extracted="3540309357" DDC="004.015118" Normalized_DDC="004015118" Normalized_Weight="0.2" />
</rec>
<rec ID="/438043.html" Type="inproceedings" CiteSeer_Book="International Test Conference" CiteSeer_Volume="" Title="Synthesis of Mapping Logic for Generating Transformed Pseudo-Random Patterns for {BIST},">
<identifier Org="ISBN:0769506135" Paper_ID="/438043.html" Extracted="0769506135" />
<identifier Org="ISBN:0769512348" Paper_ID="/438043.html" Extracted="0769512348" DDC="621.3815/48" Normalized_DDC="621381548" Normalized_Weight="0.1111111111111111" />
<identifier Org="ISBN:0769518257" Paper_ID="/438043.html" Extracted="0769518257" DDC="621.3815/48" Normalized_DDC="621381548" Normalized_Weight="0.1111111111111111" />
<identifier Org="ISBN:0769524818" Paper_ID="/438043.html" Extracted="0769524818" />
<identifier Org="ISBN:0780329929" Paper_ID="/438043.html" Extracted="0780329929" DDC="621.3815" Normalized_DDC="6213815" Normalized_Weight="0.1111111111111111" />
<identifier Org="ISBN:0780340930" Paper_ID="/438043.html" Extracted="0780340930" DDC="621.382/15" Normalized_DDC="62138215" Normalized_Weight="0.1111111111111111" />
<identifier Org="ISBN:0780354729" Paper_ID="/438043.html" Extracted="0780354729" />
<identifier Org="ISBN:0780399781" Paper_ID="/438043.html" Extracted="0780399781" />
<identifier Org="ISBN:0792381327" Paper_ID="/438043.html" Extracted="0792381327" DDC="621.3815/028/7" Normalized_DDC="62138150287" Normalized_Weight="0.1111111111111111" />
<identifier Org="ISBN:0818673044" Paper_ID="/438043.html" Extracted="0818673044" DDC="621.39/5/0287" Normalized_DDC="6213950287" Normalized_Weight="0.1111111111111111" />
<identifier Org="ISBN:0818675977" Paper_ID="/438043.html" Extracted="0818675977" />
<identifier Org="ISBN:0818682795" Paper_ID="/438043.html" Extracted="0818682795" />
<identifier Org="ISBN:1402070500" Paper_ID="/438043.html" Extracted="1402070500" DDC="621.381" Normalized_DDC="621381" Normalized_Weight="0.1111111111111111" />
<identifier Org="ISBN:1852338997" Paper_ID="/438043.html" Extracted="1852338997" DDC="004.2/4" Normalized_DDC="00424" Normalized_Weight="0.1111111111111111" />
<identifier Org="ISBN:354064976X" Paper_ID="/438043.html" Extracted="354064976X" DDC="004.2/2" Normalized_DDC="00422" Normalized_Weight="0.1111111111111111" />
</rec>
<rec ID="SELF" Type="SELF" CiteSeer_Book="SELF" CiteSeer_Volume="SELF" Title="An Algorithmic Approach To Optimizing Fault Coverage For BIST Logic Synthesis">
<identifier Org="ISBN:0780399277" Paper_ID="SELF" Extracted="0780399277" />
</rec>
</references_metadata>